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Abstract
Helium Breath is a new laboratory assignment which was developed to aid in
the teaching of digital design. It requires students to construct a pitch shifter, a
complex digital system which varies the pitch of an audio signal in near real time.
This is a structured problem with an essentially unstructured solution.
The assignment is designed to teach current industry-standard technology and
to appeal to a wide range of students without requiring specialized knowledge
of signal processing. It provides a replacement for an outdated assignment used
previously in MIT's digital design course, 6.111 Introductory Digital Systems Lab.
Helium Breath introduces Complex Programmable Logic Devices (CPLDs) and
VHDL to the 6.111 curriculum. Students gain experience using this technology
and other digital building blocks in a laboratory environment. It is expected that
completing this assignment will prepare students to design and build their own
complex digital systems.
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Chapter 1
Overview
Helium Breath is a challenging laboratory assignment which gives students prac-
tical experience designing and building a complex digital system. In addition, the
assignment is designed to be fun and appealing to a wide range of students. It
is intended to replace and update an assignment previously used in 6.111 Intro-
ductory Digital Systems Laboratory, MIT's digital design course. Helium Breath
emphasizes several important concepts used in digital systems. Moreover, it gives
students hands-on experience with complex programmable logic technology which
is standard in industry; this technology was previously not covered in any under-
graduate course at MIT.
The assignment requires students to build a pitch shifter for audio signals. The
system takes as input an audio signal and scales it up or down in pitch without
changing the time-base of the signal. The sampling rate is the same for both
the input and output signals; the system works in real time, with only a slight
delay between input and output. The name "Helium Breath" invokes memories
of breathing in the helium from a balloon and then speaking in an absurdly-high
voice, and this is one of the effects that can be demonstrated with the completed
system.
This document describes the design and implementation of Helium Breath. It
begins with a statement of the motivation for this project and the goals for the
laboratory assignment. The next chapter describes the basic theory and approach
used in the design of the pitch shifter. Also included are the laboratory assignment
itself and an example solution.
Chapter 2
Background
Before delving into the details of the new lab assignment, it makes sense to de-
velop a framework for understanding the assignment's relevance and effectiveness.
This chapter begins by discussing why developing a new laboratory for 6.111 is
a good idea. The second section in the chapter describes the goals for a new lab
assignment, including its degree of difficulty and the subject matter the lab should
cover. This chapter, then, attempts to answer the questions "Why bother?" and
"What makes a good lab assignment?"
2.1 Motivation and Problem Statement
During the course of a person's college education, there is often one course that
stands out as being the most time-consuming, the most frustrating, the most
nerve-wracking, and yet the most educational and certainly the most rewarding.
For many students at MIT, this course is 6.111, Introductory Digital Systems Lab.
Known affectionately to some as "Digital Death Lab", the course gives students a
sound understanding of the principles of digital systems and plenty of experience
with their design.
According to the posters hung by the door to the lab, the goal of the course is to
turn "students with no digital design experience" into "engineering students capa-
ble of leaping over complex digital systems and implementing them using existing
integrated circuits." The course proposes to accomplish this end by imparting
knowledge, issuing challenges, providing an environment where these challenges
can be met, and offering ample help and support to the students undertaking
them.
Although these time-tested teaching methods may remain unchanged semester
after semester, the state of the art in the digital technology that the course teaches
does change, sometimes very radically, over time. It is important that 6.111 adapt
to long-term trends in the field, updating not only the subject matter that is
taught, but also the challenges that are offered and even the course's laboratory
environment.
In recent years, 6.111 had not kept abreast of two such trends in particular.
First, the programmable devices available to digital designers have increased in
size and complexity. Because of their low cost, flexibility, and small size, Field-
Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices
(CPLDs) have become standard building blocks in digital systems, especially in
the design phase of commercial projects.
Second, logic designers are using hardware description languages (HDLs) to
specify the way in which these programmable devices should behave, and to simu-
late their behavior before constructing an entire system. Languages such as VHDL
and Verilog are in common use both in industry and at MIT. Students in 6.111
use FSMC, an HDL developed specifically for the course. FSMC is easy to learn
and features a very straightforward, intuitive syntax; it is well suited for designing
finite state machines to be programmed into small programmable logic devices.
However, it has not been adapted for use with CPLDs or FPGAs, and students
are unlikely to encounter FSMC outside of MIT.
As the course staff began to realize the importance of HDLs and larger pro-
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grammable devices, plans were made to introduce them into the curriculum. These
plans coincided with comments from students, who have in recent semesters in-
creasingly suggested that 6.111 make use of both more common HDLs and CPLDs
or FPGAs [2]. It was decided that during spring semester of 1998, the course
would provide students with a CPLD and some commercial programming software.
Enough VHDL would be taught so that students were able to design and program
the CPLD effectively, and a new laboratory experience would be developed which
featured this technology.
2.2 Design Goals
Any new lab assignment for the course needs to meet several criteria. In particular,
a new lab should give students experience with certain concepts; it should be of
appropriate difficulty; and it should be fun and rewarding. This section explains
these three goals in more detail.
2.2.1 Educational
First, the new lab should give students hands-on experience with the standard
building blocks of digital systems. The previous third lab taught students how to
use the analog-to-digital (A2D) and digital-to-analog (D2A) converter, the static
random access memory (SRAM), and the universal asynchronous receiver/trans-
mitter (UART). Ideally, the new assignment would also make use of these devices.
The new lab should also teach students how to use these devices effectively. This
includes interfacing with the real world, where signals are analog and asynchronous
to the students' system. This also includes using a powerful and flexible paradigm
such as microprogramming to control their systems.
Of course, the new lab should feature the new technology which originally
motivated its creation: programming a CPLD using VHDL.
2.2.2 Challenging but Doable
The new lab should also present an appropriate challenge to the students. This
means that it should be of sufficient difficulty to prepare them to work on their
final project in the course, while still being finishable within the three-week period
they are allotted for working on the assignment.
Furthermore, in this lab assignment, the students should be given a structured
problem which has a basically unstructured solution. They should be given the
opportunity to think about trade-offs inherent in the design of any system. Yet at
the same time, they should receive some amount of guidance toward a sound and
fuctional design, as well as plenty of advice and support so they can learn from
their choices.
Note that it is probably not possible to meet all of these goals. In particular,
it does not seem possible to give students copious experience with all of the digital
building blocks listed above (including CPLDs and VHDL) and still manage to
make the assignment doable within three weeks.
In this sense the "finishable" criterion takes precedence over the "educational"
criterion. The lab needs to "cut to the chase", finding creative ways to give as
much useful experience with as many different devices as possible, while avoiding
time-consuming but nonessential esoterica.
2.2.3 Appealing and Rewarding
Finally, the new assignment should be fun for the students. As an institute lab-
oratory subject with only a few prerequisites, 6.111 should not require students
to put enourmous amounts of effort into an assignment with only limited appeal,
or which requires specialized knowledge in a particular field. It is the process of
designing and building the system which is being stressed; the particular device
the students are required to construct is incidental.
Complicated and time-consuming projects done by all students in the course
should be rewarding. Students should feel like they have designed and built a
system they can be proud of. All other things being equal, a lab which students
want to show their friends when they are finished would not only help morale;
it would also provide good exposure for the course and perhaps help to boost
enrollment.
Chapter 3
Design of the Laboratory
Assignment
As a significant assignment in a digital design course, a pitch shifter is an ideal
choice. It illustrates techniques of digital signal processing such as analog-to-
digital and digital-to-analog conversion. The finished product is fun to play with
and show off, and is expected to appeal to a broad range of students from different
backgrounds.
This chapter describes how the idea of pitch-scaling' was adapted to create the
Helium Breath laboratory assignment. It begins with a discussion of the theory
behind pitch scaling, and the tradeoffs between different possible approaches. The
second section details the organization and implementation of the assignment. The
final section discusses the advantages of this particular design.
1Helium Breath is technically a pitch scaler, not a pitch shifter. True pitch shifting involves
increasing or decreasing the frequency of a signal by a constant amount. This is an operation
which does not preserve the harmonic relationships within a signal, and so does not produce the
desired effect. Scaling, or multiplying the frequency of a signal by a constant amount preserves
these relationships and has a much more pleasing effect.
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3.1 Scaling the Pitch of an Audio Signal
Any technique for pitch-scaling a signal relies on the fact that speech and other
audio information consists of two different types of sounds:
* Fricative consonant sounds, which are relatively short and contain no pitch
information.
* Vowel sounds, which are longer, periodic waveforms whose frequency deter-
mines the pitch the brain perceives.
Ideally, scaling the pitch of a signal involves changing the frequency but not the
length of the vowel sounds, while leaving the consonants untouched. In practice,
this is quite difficult; all but the most advanced proprietary techniques do not
differentiate between vowel and consonant sounds, and instead scale all frequencies
evenly. This results in a distortion of the consonants which increases with the
scaling factor. This distortion typically becomes noticeable for scaling of the pitch
by more than 10%, and finding a method which produces acceptable results over
a larger scale is the subject of current research [3].
3.1.1 Common Pitch-scaling Techniques
There are two principal techniques for scaling the pitch of a signal in common use
today [6]. Both of these techniques require advanced knowledge of signal processing
theory, such as Fourier transforms. Additionally, the computations they require
are difficult to implement and test. For these reasons, common high-quality pitch-
scaling methods are unsuitable for a required assignment in this course.
Phase Vocoder
The first technique is the so-called phase vocoder. It uses a Short Time Fourier
Transform (STFT) to convert the audio signal to a frequency domain represen-
tation [4]. By scaling the representation in the Fourier domain, the pitch of the
signal can be scaled up or down in the equivalent time domain representation.
Performing an inverse STFT then gives a signal which differs from the original
only in pitch.
Time Domain Harmonic Scaling
More commonly used in commercial DSP software is Time Domain Harmonic Scal-
ing (TDHS), which is a two-step process. First, the fundamental frequency of the
input is found using some method. Then, chunks of input are overlapped and
added together; the length of the overlap determines the amount by which the
pitch of the output is scaled. The chunks are chosen carefully based on this over-
lap and the period estimated in the first step, and are aligned so that overlapping
chunks are in phase with each other.
This technique produces a signal with the same pitch as the original but with
a different time-base (speed). By speeding up or slowing down the output by
an appropriate amount, a pitch-scaled signal with the original time-base can be
obtained. This is not hard to accomplish simultaneously with the overlap-and-add
step.
3.1.2 Helium Breath Approach
Although the above methods are quite effective at pitch-scaling an audio signal,
they are not appropriate for use in Helium Breath for two main reasons:
1. They require prior knowledge of subject matter which is outside the range
of what the average student taking 6.111 should be expected to know, or to
assimiliate during the course of the assignment.
2. They require complicated computations which would be difficult for students
to build, debug, and test during the time they have. The problem to be solved
is simply too hard, and few students would likely finish.
Instead, an extremely simple approach is used. The Helium Breath approach
relies on an assumption which was tested by simulation and later verified by con-
structing the system: namely, that the information contained in an audio signal
is largely redundant. When some information is missing, the human brain fills in
the missing details.
This fact allows the pitch of a signal to be lowered in the following manner:
1. Divide the audio into equal-sized chunks, each of which is longer than several
periods of the signals being shifted.
2. Delete some contiguous portion of each chunk.
3. Stretch the remaining portion of the chunk until it is the same length as the
original chunk.
4. Reassemble the new chunks in their original order.
Because each chunk has been stretched, the frequency and thus the pitch of the
audio signal has been lowered. Because the size of each chunk has not changed,
the new audio signal has the same time-base as the original. And since the human
ear fills in the missing information, the signal sounds very similar to the original,
although distortion increases with the amount of the shift.
A similar approach is used to raise the pitch of the signal. The algorithm is
the same, except that instead of stretching a portion of each chunk, the entire
chunk is "squished" together. Then, enough copies of this new, shorter chunk are
concatenated together to form a chunk which is the same length as the original.
The new audio signal has the same time-base as the original, but a higher pitch.
Unfortunately, scaling the pitch upward creates an annoying echo or reverbera-
tion effect which increases with the amount of scaling. This is presumably produced
because concatenating multiple copies of the squished chunks also inserts multiple
copies of the percussive consonant sounds. The human ear and brain seem to be
less able to ignore extra information than to fill in missing information.
Nevertheless, this approach is ideal for use in a 6.111 laboratory assignment.
For the typical undergraduate without a signal processing background, it is simple
and easy to assimilate. It does not require complicated and difficult computations.
And in spite of the annoying distortions it introduces into the pitch-scaled output,
the results are still satisfying, and really, quite impressive.
3.2 Organization of the Assignment
At the beginning of the assignment, students receive a handout of approximately
20 pages. This document, included in Chapter 4, gives an overview of Helium
Breath. It explains the theory behind pitch shifting and describes a double-
buffering implementation of the Helium Breath approach described above. This
implementation allows pitch-scaling in near real time.
The lab handout also frames a possible solution and lays out the requirements
and deadlines for the lab. It attempts to provide a starting point for the students'
designs, without defining an obvious "one correct answer" to the problem. It also
gives a pointer to some skeletal microcode and VHDL which might get them started
on their own code; this code is included in Appendix A.
In general, students are not required to follow the handout's suggestions. How-
ever, it is expected that most students will continue along the lines of the partial
design they are given. In this manner, they spend less time trying to comprehend
the assignment and stand a greater chance of finishing within the period they are
allotted.
Students complete the assignment in four stages. They are:
* Complete the design.
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the control circuitry.
* Build and test the datapaths.
* Document the entire system.
3.2.1 The Design Review
The first task students must complete is to flesh out the design of their systems.
The partial design in the handout must be developed further; students need to
think about and understand the pitch-scaling algorithm, and design hardware
which effectively implements it. They must choose a system clock rate and two
separate sampling rates, and design the logic which produces these signals. Al-
though they are given a block diagram and some suggestions on how to implement
each module shown in the diagram, the students have to think about which chips
to use and how to connect them.
Before beginning the construction of their systems, students are strongly en-
couraged, but not required, to discuss their designs with a teaching assistant or
laboratory assistant. This requirement can be accomplished alone or in groups;
each student is encouraged to bring along a flowchart or pseudocode which de-
scribes the flow of control in his system, as well as detailed block diagrams or
schematics for each module.
Although doing them is taxing on the lab staff during a few days of the as-
signment, design reviews provide valuable feedback to the students before they
begin the construction process. Moreover, they encourage students to follow the
design-first approach the course recommends, rather than the build-first patch-
later approach to which they often resort. Design reviews also seem to reduce
dependence on the lab staff during the construction of the project, as well as help
students to construct and debug their lab more quickly, because many design errors
are found and eliminated early on.
* Build and test
3.2.2 MCU Checkoff
The second stage of the Helium Breath assignment is to build and test the Mi-
croprogrammed Control Unit (MCU) and Timing Unit, although this step can be
completed before the design review. As the sole, centralized decision-maker in
the system, it is vital that the MCU work properly before the rest of the system
is constructed; the system clock must provide a clean, accurate signal capable of
driving many chips.
The MCU checkoff provides a manageable and attainable goal for students to
accomplish within about a week after receiving the lab assignment handout. The
handout basically specifies the design of the MCU, so students must simply un-
derstand it and construct it. A microprogram is provided 2 which tests all branch
address bits of the MCU; successfully running the test program should be a guar-
antee that the MCU has no glaring errors.
Students must also complete the design and construction of the Timing Unit.
The system clock is needed to run the MCU, and the two sampling signals provide
an input to the CPLD described below.
The final purpose of the MCU checkoff is to provide students some experience
writing VHDL and programming a CPLD. Because they will have to write fairly
complex VHDL in order to complete the lab, it was felt that they should have
written and programmed something simple first. Thus, students are required to
implement a clock divider in a CPLD, suitable for dividing the sampling output
of their Timing Unit down to a 10-20 Hz signal. This signal tells the MCU how
fast to blink the LEDs on the kit.
Demonstrating a working pattern of blinking LEDs and answering a few ques-
tions constitutes an MCU checkoff. This short session with a staff member is
required, although it is worth less than the final checkoff. Having completed his
2mcu. as: See Appendix A.
design and built a working MCU and Timing Unit, the student is then ready to
proceed with the construction of the rest of Helium Breath.
3.2.3 Final Checkoff
The third and most important step in the lab is to construct and test the rest
of Helium Breath, as previously designed. It is expected that this will take the
average student about one week. When the student has verified that his system
works as specified, he demonstrates it to a staff member. This checkoff is also
required, and is assigned the most weight in the grading of the assignment.
3.2.4 Lab Report
The final phase of the assignment is to document the project completely. Each
student should draw up neat and complete schematics of the final version of his
system; he should also include a block diagram for the system, a flowchart or
pseudocode for the MCU, a listing of all microcode, VHDL, and other programs
used in the system, and diagrams illustrating interesting signal timings. All of this
should be accompanied by a brief text explanation of the design of the system and
tradeoffs and choices which were encountered.
The lab report is not intended to be a long treatise on Helium Breath or pitch-
shifting; rather, it should provide enough information to reconstruct the student's
work. The focus is on schematics and code, not text. The lab report is assigned a
weight approximately the same as the MCU checkoff.
3.3 Discussion
During spring semester of 1998, students in 6.111 designed, built, debugged, and
tested Helium Breath. Reaction from the students and staff was overwhelmingly
positive. This section discusses the ways in which the assignment fulfills the design
goals stated earlier, and suggests ways in which the assignment and the course
could be further improved.
3.3.1 Satisfies Design Goals
The new laboratory assignment satisfies the design goals discussed in Chapter 2.
Educational
Helium Breath succeeds in giving students hands-on experience with the standard
building blocks of digital systems. The system uses A2D and D2A converters, an
SRAM, and a simple MCU. In addition, students learn to use adders (like the
74LS283) and a register to build an accumulator-a module commonly used in
digital systems.
Moreover, this system must interface to the real world. Students gain experi-
ence sampling an analog signal at one of two fixed sampling rates. Asynchronous
signals must be synchronized to the system clock. And students need to find some
way of "slowing down" the signal from two buttons on the kit so their effects occur
only periodically.
Finally, the course's new technology plays a major part of Helium Breath.
Students are required to use VHDL to design both a simple frequency divider and
a complicated memory addressing unit; both of these architectures are programmed
into a CPLD.
Note that the new assignment specifically does not give students experience
using a UART for serial communications; however, this is an acceptable trade-
off. Introducing CPLDs and VHDL into the assignment without giving students
an increased amount of time to do the work suggests some other element of the
lab should be eliminated. The UART interface is simple and easily explained in
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a handout. Of all the building blocks used in the previous lab assignment, the
UART seems the most likely candidate for elimination.
Challenging but Doable
Helium Breath is of about the scope and difficulty of a typical student's final
project. While the problem is quite structured, there is no one correct solution.
Students have leeway and flexibility in their approach to solving the problem. In
this way, the assignment prepares students to design and build a complex digital
system from scratch at the end of the semester.
This leeway and flexibility could make the assignment intractable for many
students. However, the handout includes a clear explanation of the problem to
be solved, suggested approaches, a rough design framework, and the beginnings of
code for the programmable devices used in the system. These resources, coupled
with the advice and support of the course staff, ensure that the assignment is
doable in the three weeks allotted to it.
Appealing and Rewarding
Helium Breath is designed to be fun and appealing to a wide range of students.
It requires no specialized signal processing background. As a pitch shifter, it can
and should be tested with both clean periodic waveforms such as sine waves, and
speech or prerecorded music. Shifting the pitch of a known audio signal can be quite
entertaining. When the system finally works, it is rewarding simply to experiment
with the completed pitch-shifter, and the result is an impressive creation that any
student can be proud of.
3.3.2 Suggestions for Improvement
While the laboratory experience was successful, students and staff have suggested
and considered various ways of improving the experience during future semesters.
Three of these suggestions are discussed here.
Another Checkoff
While most students finished Helium Breath, a significant number of them finished
one or more days late. One suggestion to counteract this problem is to require
students to demonstrate the functionality of, say, the A2D, Signal Accumulator,
and D2A, before the final checkoff. Requiring an intermediate checkoff would likely
help, for two reasons:
First, students often put off starting the assignment until it is nearly too late
to finish on time. An intermediate checkoff would get them into lab well before
the deadline.
Second, many students build the whole system at home, then come into the lab
to debug and test it as a unit; the system then probably does not work, and now
it is difficult for them to find the bug. Requiring an intermediate checkoff would
force them to build and test parts of the system separately before integrating them
with other modules.
Requiring an extra checkoff, however, would create even greater demands on
a lab staff which is already stretched thin. Care must be taken to make sure the
checkoff is informative for the students but quickly and easily done by the staff, to
prevent students from having to wait even longer for help and checkoffs than they
already do.
A VHDL Quick-Reference
Many students cited the lack of a quick-reference on VHDL as the cause of long
frustrating hours spent debugging code. Though the course recommends a text-
book on VHDL, a concise primer on the language would let them know at a glance
what constructs are available and how to use them.
More Use of VHDL
Some students found it difficult to start off using VHDL to program a device
as large as a CPLD, and recommended introducing the language earlier in the
semester. Currently, the course staff is considering dropping FSMC from the cur-
riculum and using exclusively VHDL to describe finite state machines. This would
give students practical experience writing simple VHDL before they use it to pro-
gram a CPLD while building Helium Breath.
Chapter 4
The Laboratory Handout
The following pages contain the Helium Breath laboratory assignment. It was
adapted from the Digital Finite Impulse Response Filter lab handout which was
used in previous semesters as 6.111's third lab assignment [9].
The Helium Breath handout makes reference to certain files which should pro-
vide a starting point for students' code. These files can be found in Appendix A.
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Massachusetts Institute of Technology
Department of Electrical Engineering and Computer Science
6.111 - Introductory Digital Systems Laboratory
Laboratory 3
Helium Breath: The 6.111 Pitch Shifter
Issued: Friday, March 6, 1998
Design Reviews: March 9-12, 1998
MCU Checkoff: Thursday, March 12, 1998
Lab Checkoff: Friday, March 20, 1998
INTRODUCTION Report Due: Monday, March 30, 1998
This lab gives you the opportunity to design, construct, and test a reasonably
complex digital system. A design review with a T.A. is to be held after you have
completed the initial design portion. After the design review, you may proceed
with the final design, construction, testing, demonstration, and the required lab
report.
The purpose of Lab 3 is to familiarize you with microprogramming, analog to
digital and digital to analog converters, and complex programmable logic devices.
The lab is divided into two sections, the first being the MCU and timing and the
second being the I/O, storage, and processing. The first section must be designed
and checked off before the rest of the lab is built. Please also pay attention to the
debugging strategy which is described later in this document.
A NOTE OF CAUTION
This lab assignment is new this semester. You are encouraged to remain in close
contact with the teaching staff. Naturally, we are interested in receiving liberal
praise and adulation for the quality of the assignment; failing that, we would like
to hear suggestions, criticisms, and bugfixes, and of course, your experiences with
the lab.
This problem, while not impossible, is not trivial. It is substantially more
difficult, both in complexity and in scale, than the previous lab exercises. You
are limited both as to the number of ICs available and to the space on your lab
kit. Significantly suboptimal designs simply will not fit! You are strongly urged
to start thinking about this design task as soon as possible.
This handout provides substantial guidance for your design. However, you
are NOT required to follow these suggestions exactly. You are required to im-
plement a microprogrammed controller with Intel 28F256 (Flash Eproms) and a
simple sequencer. Implementations using an FSM controller are NOT acceptable
even though they may reduce the number of ICs required. A major purpose of
this lab exercise is for you to gain competence in designs using microprogrammed
controllers.
You should use the microprogram assembler software to prepare the files with
which to program your Intel 28F256 (Flash Eproms). You are encouraged to use
the sixteen bit microprogrammed sequencer as shown in this handout. You may
use multiple PALs in your design.
You are also required to use VHDL to program a CPLD to perform some non-
trivial function. We have suggested that you use it to address the SRAM, although
you are welcome to use it for something else if such a design change makes sense.
We strongly suggest you talk to a TA if you plan on making any significant changes
to our specifications or suggested design.
OVERVIEW
Your task is to build a machine which will accept an analog audio signal and
produce a signal which sounds like the input signal except scaled up or down in
pitch. Your machine should work over at least a reasonable range of audio fre-
quencies, say in the range 300 Hz-3300 Hz, which is about the range of frequencies
that you can hear over the telephone. You should be able to scale the pitch of the
output to anywhere between half the original pitch (one octave lower) and double
the original pitch (one octave higher), and perhaps even further.
There are many ways of accomplishing this task. The algorithms which produce
the best-quality results are quite complicated and more or less beyond the scope
of this course. We believe you will be able to get surprisingly good results using
the relatively simple algorithm we describe below.
A simple, overall block diagram is shown in Figure 4-1. As you can see, the
system has an analog audio input and output and several other control signals
which you will probably want to connect to switches on your kit. These control
signals are explained in Table 4.1.
We expand Figure 4-1 to produce the block diagram of Figure 4-2. We do this
simple expansion to isolate the analog to digital (A2D) and digital to analog (D2A)
conversion from the complexities of the digital circuitry. Note that you could (and
should) verify the correct performance of your A2D and D2A by providing a rather
simple digital system which simply connects them and provides the appropriate
control signals.
ANALOG
IN
/RESET---
PITCHUP--
PITCHDOWN --
SHIFT?--
PASSORIG? - --
ANALOG
OUT
-- Sampling Freq. Select
---4 Buffer Size Select
Figure 4-1: General Block Diagram
Table 4.1: The Pitch Shifter Interface Explained
Signal Name
PitchUp
PitchDown
Shift?
PassOrig?
Samp. Freq. Select
Buff. Size Select
/RESET
Function
Increment the amount we shift the pitch.
Decrement the amount we shift the pitch.
When asserted, output pitch-shifted audio signal.
When asserted, output original audio signal.
When both asserted, mix both together and output.
Chooses one of two sampling rates.
Chooses one of sixteen different sampling buffer sizes.
When asserted, clears pitch shift amount to 0 and resets
MCU.
A2D D2AANALOG ANALOG
IN AD670 AD558 OUT
Digitized Input -8 , Control Signals I  ,8 Digitized Output
/RESET---- Digital
PITCHU -- Pitch - Sampling Freq. Select
PITCHDOWN
SHIFT --- Shifter 4 Buffer Size Select
PASSORIG?
Figure 4-2: Analog/Digital Separation
Pitch
Shifter
APPROACH
The much simpler approach to pitch shifting which we alluded to above is shown
in Figure 4-3. Basically, we divide the audio signal into relatively short chunks.
(The chunk size is selectable using the "Buffer Size Select" switches.) Then, we
throw away some portion of each chunk and "stretch" what remains to fill the
empty space. Because the waveform is stretched out, the frequency is lower and
thus we perceive a lower pitch. The human ear and brain are suprisingly good at
filling in the missing information from the audio signal; we expect that in most
cases, it will be hard to tell that anything is missing at all.
Original waveform:
----------------------------
I
Throw away this section. I
Stretch what's left. I
This waveform is lower in pitch:
This waveform is higher in pitch:
Figure 4-3: "Stretching" and "Squishing" a Waveform To Change Its Pitch
In order to raise the pitch of a signal, we take a similar approach: Within
each chunk of the signal, "squish" the waveform somewhat and fill the leftover
space with part of another copy of the compressed waveform. We expect that that
raising the pitch will not be as seamless as lowering the pitch, since the human ear
and brain are not as good at ignoring extra information as they are at replacing
missing information. The effect of this is that there will be slight echo-like effect
added when raising the pitch of an audio signal. We would be interested to know
if you discover a way of minimizing this unwanted effect.
The pitch shifting seems to take place in real time, but as you may have realized,
there has to be a slight delay. This is because in order to stretch or compress the
audio signal, one full chunk of the signal has to have already been stored into
memory. The trick is to use two different buffers; as the "Sampling Buffer" is
filling up with new samples, we can stretch or squish the contents of the "Shifting
Buffer" and output the shifted waveform.
The algorithm we use, then, is the following: Take one sample of the input
signal and store it into the Sampling Buffer. Choose one sample from the Shifting
Buffer as a function of how much we want to shift the pitch, and output it. Repeat
until the Sampling Buffer is full. When the Sampling Buffer is full, swap the roles
of the buffers and start again.
SYSTEM ORGANIZATION
A system block diagram is shown in Figure 4-4.
The TIMING UNIT produces the necessary clock signal to drive the MCU
sequencer and the other flip flops on the machine. In addition, this unit must
also provide two different frequencies which will be used as a cue for the MCU to
start an A2D conversion. Which frequency is used depends on the setting of the
sampling frequency selector switch.
The A2D converter is to be implemented by a single chip, the AD670. You
should wire it on the left hand proto strip of your kit which has special analog
power supplies.
The STORAGE UNIT consists of a static RAM (SRAM) and a somewhat
complicated address counter which we expect you will implement in a CPLD using
VHDL. It is used to store the digitized analog input signal as converted by the
A2D. You should think of the SRAM as being divided into two equal-size called
buffers. At any given point, new data received from the A2D will be placed into
the Sample Buffer, as the Shifting Buffer (containing previously-recorded samples)
provides the waveform to be stretched or squished. When the Sampling Buffer is
full, the roles of the two buffers are swapped.
The SIGNAL ACCUMULATOR allows mixing the pitch-shifted version of your
signal with the non-shifted original signal. This makes possible special chord-like
effects, especially when several Helium Breaths are connect in series with one
another; of course, it should be able to also pass only the shifted signal or only
the original signal. It then provides the digital data to the D2A which in turn
produces the analog output signal.
Synchronizer
/CLK-
All external inputs. (To all modules)
Outputs go to many places.
D
Buff. Size Selec 4A
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A Storage
Unit _ Coptrol
B
U
S
Status
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Accumulator _ Coptrol
Status
D2A SCoptrol
Audio Out
Figure 4-4: System Block Diagram
The D2A is a registered digital to analog converter which converts the data
bytes retrieved from the SIGNAL ACCUMULATOR to an analog voltage. It is
to be implemented with a single chip, the AD558. You should wire it on the left
hand proto strip of your kit which has special analog power supplies. The analog
output signal can be viewed on an oscilloscope or it can be used to drive a speaker.
A Microprogrammed Control Unit (MCU) senses the status signals from the
other blocks and provides the control signals to them so as to implement the desired
function. We expect you will develop your algorithm as assembly code and use the
microassembler to produce code suitable for programming into Flash PROMs.
Of course, all signals which are asynchronous to your system clock must be
passed through some sort of SYNCHRONIZER before affecting the inputs to mul-
tiple flip-flops in your system. The SYNCHRONIZER is also responsible for con-
verting an assertion of PITCHUP or PITCHDOWN to a periodic pulse so that
the pitch increases or decreases relatively slowly when the corresponding buttons
are pressed.
SECTION 1: MCU and TIMING UNIT
MICROPROGRAMMED CONTROL UNIT
This portion of the lab will guide you in the design and testing of the micro-
programmed comtrol unit (MCU), which serves as the basis for the rest of the
lab. Once the MCU has been successfully completed, you may continue to build
and debug the other sections individually. However, you should first complete the
entire design. Defer the wiring of the second part until your MCU works.
Since the MCU is the mind of the project, it must be able to accomplish several
things. First, it must be able to assert signals that control the flow of information.
Second, it must be able to read status signals from the other units and make
decisions based on those signals. Last, it must be able to determine the address of
the next instruction to be executed.
Figure 4-5 shows a possible implementation for your MCU, using 2 LS163s
as a sequencer. It allows for assertion statements, unconditional branches, and
conditional branches which can test up to seven different status signals. If you
really require testing of additional status signals, then it is fairly straightforward
to use more bits of the instruction word as condition selection bits and to provide
a wider multiplexer.
All of the code to be executed will be stored in Flash Memory. Each memory
Assert
Signals
Figure 4-5: MCU
Microprogram
Sequencer
(2xLS 163)
28F256
Flash PROM
28F256
Flash PROM
Assertion Logic
(PALs?)
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I
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/RESET--
Status LS151
+5V=true---
address (line of code) contains an encoded instruction for the sequencer and either
assertion levels of control signals or a combination of status signal selection and
next address value. The instruction set and location of these bit fields are illus-
trated in Figure 4-6. The word length is sixteen bits, but you may not have to use
all of them. In the simplest possible MCU design, the value of the next address
would just be the current address plus one. In this case every instruction would be
executed in the order in which it appears in the Flash Memory. These instructions
would assert whatever signals were necessary to accomplish the given function.
Much power is gained when the facility to jump conditionally to a nonsequential
address is added, allowing us to dynamically change the order of instructions.
The sequencer determines the next address based on the current instruction
and the status bit which it sees during that instruction. The status bit is selected
by an LS151 8-to-1 multiplexor using condition select bits from the Flash Memory.
Using LS163s as a sequencer, only one condition bit may be viewed at any time.
Therefore, the flow of information is as follows. The PROM contains the encoded
instruction and address or signal assertions. The instruction bit is fed from the
high-order Flash PROM to the /G enable input of the LS151. The selector inputs
of the LS151 are the condition select bits, which come from the same PROM.
The inverted output of the LS151 is then fed into the condition code (/LOAD)
input of the sequencer. This causes the LS163s to load only on a rising clock edge
where the instruction bit is '0' (i.e. a branch instruction) and the MUX input
specified by the select bits is high. Tying one of the MUX inputs to +5 V allows
for unconditional branching by testing a signal that is always true.
The Qn outputs of the sequencer are the address of the current instruction; this
address is tied to the inputs of the code Flash Memory, so whatever instruction
is on the PROM outputs should correspond to the address at the LS163 outputs.
On a rising clock edge in the case of a conditional jump that is true, the LS163s
load the address at their D through A inputs (coming from the low order PROM
outputs). In the case of an an assert instruction or a failed conditional branch,
the LS163s simply increment their output by 1. The /RESET signal is tied to the
/CLR inputs of the LS163s, so pulling /RESET low effectively forces a jump back
to the first instruction in the microprogram.
The PROM outputs are also fed into assert logic which determines when to
assert the control signals. We recommend you implement this assertion logic in
one or more PALs. The assert PALs must have the information as to what type
of instruction is being executed so that an address on the PROM outputs is not
interpreted as signals to be asserted. The PAL keeps each unasserted signal at its
proper logic level, which could be either a 1 or 0, whereas a 0 logic level on the
PROM always means unasserted and a 1 always means asserted (provided you are
/***************************************************************/
/* Instruction Word Organization: */
/* conditional branches Occcxxxx aaaaaaaa */
/* unconditional branches 0111xxxx aaaaaaaa
/* assertion statements lsssssss ssssssss /
/* where c = status selection
a = alternative address, i.e. jump address
/* s = assertion signals
/****************************************************************
op <15:0>; /* Indicates the available bits */
address op <7:0>; /* Indicates bit locations for addresses */
value op <7:0>; /* Indicates bit locations for data (optional) */
* There is nothing magic about upper case.
* You may change things to lower case as you wish.
* Remember, the assembler maps all characters to lower case
* anyway!
* Instruction set for your MCU
CJMP op<15>=O; /* Conditional JuMP */
JMP op<15:12>=%b0111; /* unconditional JuMP */
ASSERT op<15>=l; /* unconditional ASSERT */
/* These are defined so that you may use them to make your code
* more readable. Their use is not required. */
IF nop;
THEN nop;
TRUE op<14:12>=%blll; /* Selects the +5 input to the mux */
RESET op<15:0>=%b 0111000000000000;
Figure 4-6: MCU Instruction Set
executing an assert instruction).
Remember to synchronize status signals to your system clock. Some of the
signals asserted by your MCU must be "glitch-free". Remember that both PROM
and PAL outputs will likely have glitches. You should provide glitch-free signals
(where required) either by registering your assertions in a PAL flip flop or by gating
the assertion signal with the second half of the clock period.
Software to ease the task of programming the two Flash Memory chips is de-
scribed in a separate document. The microcode assembler processes symbolic
microcode and produces an output consisting of a hex integer for each microcode
instruction. The dat2ntl program is then used to produce two separate Intel HEX
files, byt0xxx.ntl and bytlxxx.ntl, which are required to program the low and high
bytes of your sixteen bit microinstruction words. A shell script, asseml6to8, is
provided so that you only need to type one command:
asseml6to8 <filename>
to produce the two Intel HEX files directly from your microcode source file.
It is unlikely that you will get your microcode exactly as you want it to be the
first time. We urge you to spend the time and effort required to learn to use the
microcode assembler. It is far easier to make minor changes and try again if you
merely have to edit your symbolic microcode and run asseml6to8 another time.
Available are partial assembly (lab3.as) and specification (lab3.sp) files from
which you may wish to start. You are not required to use these, but they may be
helpful. They are located in the course locker:
/mit/6.111/handouts/labs/lab3.s98/mcu.as
/mit/6.111/handouts/labs/lab3.s98/mcu.sp
You may copy these into your own locker and edit them to produce your own
source files.
TIMING UNIT
The Timing Unit is responsible for supplying the clock signals for the MCU. The
MCU may comfortably run fairly quickly; 921.6 kHz would not be an unreasonable
clock frequency. You should convince yourself that whatever frequency you choose
does not violate the timing constraints of the devices in your system. All flip-flop
inputs should be stable and valid for at least the setup time of the flip-flop before
the next rising clock edge. Since the clock signal must be fed to many inputs, it
is a good precaution to buffer your clock signal with multiple inverters to avoid
fan-out and noise problems. See a TA if you're confused about how to do this.
The Timing Unit must also generate the necessary SAMPLING signal that
tells the MCU to initiate an A2D conversion. This signal should actually have one
of two different frequencies depending on the setting of the sampling frequency
selector switch. The choice of frequencies is up to you, but remember that the
Nyquist Sampling Theorem requires you to sample at at least twice the frequency
of your audio signal in order to accurately reconstruct it. To this end, we suggest
9600 Hz as a good base sampling rate. 19.2 kHz might be a good sampling rate
for higher quality sound. It will become clear to you that the faster you sample,
the more memory you will require to perform the pitch shift; therefore, faster is
not always better.
SECTION 2: I/O and STORAGE UNIT
ANALOG INPUT
The A2D converter is to be implemented by a single chip, the AD670. You
should wire it on the left hand proto strip of your kit which has special analog
power supplies.
The specification sheet for the AD670 offers several different approaches for
handling the timing of the device. We recommend that you follow the timing
diagram in Figure 4-7. Be sure you understand the various propagation delays of
the A2D.
The actual audio input signal could come from a number of different sources: a
microphone, a cd player, a function generator, even a simple voltage divider. You
can borrow function generators and microphones for a short amount of time from
the equipment desk. In any case, you will need to think about the input voltage
range of the AD670 and how to place your signal within this range.
STORAGE UNIT
The STORAGE UNIT consists of a static RAM (SRAM) and a complex pro-
grammable logic device (CPLD). We expect you to build on the techniques you
learned in Lab 2 to interface with the SRAM. The complexity here is not in inter-
facing with the SRAM, but in the design of the counters used to index it; clever
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Figure 4-7: Analog to Digital Conversion Timing
indexing of the SRAM is what gives us the desired stretch or squish of the sam-
pled audio waveform. We expect that you'll be able to implement this indexing
mechanism in a C372i CPLD using VHDL.
The SRAM you will use is a 6264, available from the equipment desk. Like the
6116, it is eight bits wide and has /CS, /WE, and /OE, but it has two additional
address inputs and is therefore four times larger.
For the purposes of this lab, we suggest that you divide the SRAM into two
buffers of 2048 bytes each; by setting one of the SRAM address bits to 0 or 1,
you can control which buffer is being accessed. At any given point in time, the
Sampling Buffer is being filled up with samples, while certain samples are being
selected for output from the Stretching Buffer, which has already been filled.
Figure 4-8 shows the design we propose you use for your memory unit. As you
can see, it consists of two separate address counters whose outputs are multiplexed
together. The first one, the so-called "Sampling Counter", is designed to index the
Sampling Buffer. It counts up by one on every rising clock edge that Count is
asserted. The Sampling Counter is 11 bits wide, and therefore can address all
2048 samples in one SRAM buffer. The ClearSamp signal is a synchronous clear
for the Sampling Counter.
The "Shifting Counter", on the other hand, is intended to keep track of which
sample to output next when stretching or squishing the waveform stored in the
Shifting Buffer. When ClearShift is asserted during a rising clock edge, the Shifting
Counter clears. Otherwise, it is capable of counting in non-integer increments,
greater or less than one. The idea is that by incrementing the Shifting Counter by
slightly more than one, some samples will be skipped, thus squishing the waveform
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Figure 4-8: Storage Unit
and producing a higher-sounding output. Likewise, by counting an increment
slightly less than one, some samples will be repeated, stretching the waveform out
and giving a lower-sounding output.
You can implement a counter that counts by non-integers by building it wide-
we suggest 17 bits for your Shifting Counter. The most significant 11 bits represent
the integers 0-2047; they can be used to address the 2048 samples in an SRAM
buffer. The least significant 6 bits, then, are the fractional component of the
counter. We can increment the counter by exactly 1.0 by adding 01000000 to
the value it contains. Adding 01000001 increments the counter by slightly more
than 1.0, and adding 00111111 increments it by slightly less.
The amount by which we increment the Shifting Counter comes from the eight-
bit "Pitch Multiplier Counter". When PitchUp is asserted on a rising clock edge,
the Pitch Multiplier Counter should count up. When PitchDown is asserted on a
rising clock edge, it should count down. Thus, PitchUp and PitchDown raise and
lower the pitch of our output signal by controlling the amount we stretch or squish
the stored waveform.
The ShiftCount signal determines which counter, the Sampling Counter or the
Shifting Counter, addresses the SRAM. You will want to use the Sampling Counter
when storing samples to memory or outputting a non-shifted version of your signal.
You will want to use the Shifting Counter when outputting a shifted version of your
signal.
The T flip-flop labelled "BufSel" has one simple purpose: to remember which
buffer is currently the Sampling Buffer and which is the Shifting Buffer. Asserting
SwapBuf causes the two buffers to switch roles.
Finally, the buffer size selector switches allow the user to optionally use buffers
smaller than 2048 bytes. You may discover that different buffer sizes work better
for different types of signals and different pitch multipliers. Depending on the
setting of the switches, your CPLD should detect when its address outputs are
greater than a certain number, and if so, the Full output should go high. This lets
the MCU know to clear one or both of the counters and perhaps also swap buffers.
All of the modules outside the SRAM should fit fairly easily into the C372i
CPLD. What remains is for you to write the VHDL. We've provided you a starting
point (the entity declaration); you can find it in:
/mit/6. 111/handouts/labs/lab3. s98/mar.vhd
SIGNAL ACCUMULATOR
This unit is designed to give you the chance to output both the pitch-shifted
signal and the original, unshifted signal at the same time. This should allow for
some interesting effects, especially if you connect multiple kits together.
Mixing two signals together can be accomplished by an adder-accumulator pair.
The accumulator should be a loadable, clearable, eight-bit register. The input to
the accumulator is the output of an eight-bit adder; this device adds the previous
value at the output of the accumulator to the value currently on the bus.
We suggest using a pair of LS283s as an eight-bit adder. There may be other,
more optimal approaches to the design of this module, and you are welcome to
take them.
SYNCHRONIZER
As with all synchronous digital systems, all inputs which affect mutiple flips
flops must be guaranteed not to change during a rising clock edge. Your system
should be sure to synchronize all asynchronous inputs.
In addition to synchronizing the PitchUp and PitchDown inputs, your system
should also convert them to a pulse, possibly a periodic pulse. The problem with
connecting them directly to the CPLD is that a single press of the PitchUp button
will last many clock cycles; your machine's pitch-shift will increase too rapidly
to be controlled. You need to make sure the pitch increases only a manageable
amount with each press of the button. A nice behavior would be a slow increase
in pitch when the PitchUp button is held down.
ANALOG OUTPUT
The D2A you should use is the AD558 contained in your lab kit. This D2A
is quite easy to use and includes an eight bit latch. Be careful about the nomen-
clature for the MSB, etc. Often A2D and D2A converters do not follow the usual
convention where DO is the LSB and D7 is the MSB. In fact, different analog de-
vices are labeled differently, i.e. inconsistently! Note that the register is a latch
and not an edge-triggered register. Be careful and do not allow any glitches on the
clock input! Read the data sheet!
When you are ready to listen to your pitch-shifted output signal, check out an
amplified speaker from the Instrument Room and connect your D2A to the speaker
through a capacitor (0.05 pF).
TROUBLESHOOTING HINTS
1. Build and debug in stages. Try to find ways of introducing a manageable
amount of complexity to your system, testing that it works, and only then
introducing more complexity. Building the whole system at home before
testing any of it out is a proven recipe for disaster.
2. For test purposes, a reasonable approach is to initially provide the data inputs
to your storage unit by wiring the CPLD memory address counter outputs
to the memory tristate I/O pins through a tristate buffer. This way, you can
store a ramp into the memory and check out the storage unit and MCU.
3. Wire your A2D outputs directly to the D2A and provide a microprogram to
control the A2D and D2A to test this pair of chips.
4. Be careful with your memory timing. Remember lessons learned with Lab 2.
5. If you're having trouble getting everything to fit in your CPLD, change
Warp's "Generic" options to optimize for area rather than speed. Also try
lowering the node cost on Warp's "Device" options window.
6. Do NOT attempt to debug everything using only your logic probe! The logic
probe is provided as a convenience for you when you cannot get to the lab.
Your first instinct should be to look at signals with the scope or the logic
analyzer.
7. Do not use real-life audio signals like voice or music to debug and test your
system. Instead, use some kind of periodic function like a sine or square
wave, running at some audible frequency. Compare your input and output
on the scope. Can you see the stretch and squish effect? Do the buffer size
selector switches make a difference in the appearance of your output?
8. The Signal Accumulator should probably be the last thing you build. First
make sure you can output both your original signal and a pitch-shifted signal,
with the D2A inputs connected directly to the bus. Experience with LS283s
leads us to suggest you take extra care in wiring them-it's easy to make a
mistake! Consider writing a special test program which isolates the adder
from the rest of the system.
9. You can include several test programs (and even the "real" one) in your Flash
Memory by using the #newprogram command statement and wiring the high
order Flash Memory address bits to allow selection of the program to be run.
Read the microcode assembler and dat2ntl program documentation.
WHAT WE EXPECT FROM YOU
MCU CHECKOFF
Before building anything else, you should first make sure your MCU and Timing
Unit are working reliably. We therefore require you to demonstrate their function-
ality using a test program which we have provided. The program tests ASSERT
and CJMP instructions, and makes an attempt to verify that all your branch ad-
dress bits are wired correctly. Note that our test program doesn't guarantee correct
functionality, it just tries to catch some common errors.
We'd like you to "get your feet wet" with the VHDL design tools and the CPLD
programmer, so as part of this exercise, you will have to write a small amount of
VHDL. We would like you to design a frequency divider that will take as input
your sampling frequency and produce a much lower-frequency signal as output.
Recall that you should design your sampling signal to have one of two frequencies
depending on the setting of a switch. The VHDL you write here should divide the
lower of these two frequencies down to somewhere in the range of 10-20 Hz.
The programs are:
/mit/6. 111/handouts/labs/lab3. s98/mcutest . as microcode
/mit/6. 111/handouts/labs/lab3. s98/mcutest .sp spec file
/mit/6.111/handouts/labs/lab3. s98/mcutest .pal assert PAL
/mit/6. 111/handouts/labs/lab3. s98/mcutest .vhd freq. divider
If all is working fine, you should be able to use the switches to control a nice
display of blinking LEDs. The MCU test code uses the output of your CPLD to
determine how fast the lights blink. Therefore, toggling the sampling frequency
selector switch should change the blinking speed. Be sure to pay attention to the
comments in the files we have provided. They give not only wiring instructions
but also hints for what to do if something doesn't work.
After you've gotten your working MCU checked off with a staff member, feel
free to remove the CPLD and the wiring to the switches and LEDs. You won't
need it in the rest of the lab.
DESIGN REVIEW
You are not required to, but are STRONGLY encouraged to, meet with a T.A.
for a design review before you begin wiring the second half of your system. You
do not have to have detailed circuit diagrams or completed microcode before the
design review.
You should, however, think about the problem and come for a design review
with a block diagram, flowchart for your microcode, and a reasonably clear idea of
the approach. Specifically, you should think about how you are going to test your
circuits. A complicated design rarely works the first time you turn on the power.
Consider how you might test individual modules before interconnecting them. A
little bit of well chosen extra test circuitry can actually reduce the time and effort
required to get your design to work.
Since you have had the least experience with VHDL, you should try to bring
along your first attempt at VHDL for your memory counter.
Be aware that seriously thinking about how to optimize your design before you
begin building can significantly reduce the amount of wiring you have to do. In
any case, make sure your design will fit on your kit by placing the chips you expect
to use; try to leave space for last-minute "patches".
IMPLEMENTATION
After arriving at the final design, you should prepare detailed logic diagrams
for both the data paths and your control circuitry. These should include pin
numbers and chip locations. Wire your kit from these detailed logic diagrams
(not from block diagrams) and test the system. When operational, it should be
demonstrated to any staff member in the laboratory. Bring your circuit diagrams
to the lab when coming for a demonstration as the T.A. will initial and date your
diagrams. Be sure to include this witnessed copy in your report. After the demo,
complete your report and turn it in.
Actually, there is nothing wrong with writing your report before the demo.
Often it is a good idea to write the report while the debugging and testing are
proceeding. This can not only provide a change of pace, but the thought going
into the organization of the report can actually be beneficial in the debugging
process. If you write your report before finishing the debugging, you will likely
have to change the report only in a minor way, if at all, when your system is fully
operational.
LABORATORY REPORT
After the completion of Lab 3, a computer generated report is required, al-
though figures and circuit diagrams can be neatly hand-drawn using a template.
Your writeup should emphasize both the theory of the design and the problems of
practical implementation.
Your report should include the following items:
1. Introduction - a brief description of the problem and a block diagram
2. Information and description of your MCU
(a) Define your instruction format.
(b) Include a flowchart for your microcode.
(c) Describe the operation of your code in English.
(d) Include your microcode listing file (with comments).
3. Detailed circuit diagrams
(a) Include a circuit diagram which shows all gates, flip flops, PALs, and
registers, etc.
(b) Try to make a reasonable compromise between legibility and detail.
Include IC position designations and pin numbers. Where reasonable,
draw the wire connecting two (or more) pins. Do not, however, run
wires all over your diagram when this makes it hard to understand.
Instead, label the pins with (unique) signal names.
(c) You do not have to draw equivalent circuits to describe the contents of
PALs. You must include your PALASM file for any PALs used. These
should be accompanied by a paragraph describing the function of the
PAL circuitry. This, of course, could be in the form of comments in the
PALASM file.
4. Detailed circuit description. Accurately and clearly describe the functions of
the circuits.
5. Timing diagrams for major signals, especially those that, in your opinion, are
tricky, non-obvious, or interesting. Refer to these timing diagrams in your
detailed circuit description.
The keys to a successful report are organization and clarity. A short paragraph
with a diagram or table usually communicates your intent to the reader far better
than a long-winded written explanation.
*s_ ^_~
PROBLEMS?
If you encounter problems in your design, please come in and ask. We regard
this lab exercise as a most important experience for you in preparation for the final
project. We want you to succeed and will do our best to help. Please do not leave
everything to the last minute as this will make it difficult to have time to help you.
Chapter 5
A Sample Solution
This chapter presents a sample solution to the Helium Breath laboratory assign-
ment. Just one of the many possible designs, it follows the suggestions laid out in
Chapter 4. The block diagram is as shown in Figure 4-4 on page 33.
5.1 Control
5.1.1 Timing Unit
Figure 5-1 gives a schematic for the Timing Unit. A 1.8432 MHz signal from a
crystal oscillator is divided by 2 in 74LS393 ripple counter to provide a system
clock of 921.6 kHz. This clock is buffered using inverters to reduce the load on the
'393 output.
Another output of the '393 divides the signal by 16. Depending on the setting
of the Sampling Frequency Selector switch, this signal is then divided by either
6 or 12 to produce a sampling reference of either 19.2 kHz or 9.6 kHz; using a
74LS169 up-down counter to accomplish this (instead of a '163) saves an inverter.
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5.1.2 Microprogrammed Control Unit
The MCU is implemented according to the design suggested in the handout. The
sequencer is a pair of 74LS163 counters. The program is stored in two 28F256
Flash PROMs. Two 20v8 PALs provide assertion logic, and a 74LS151 multiplexer
allows testing of status signals. Bit 17 of the multiplexer is wired high to allow
unconditional branching. Figure 5-2 details the logic used in the MCU.
The Flash PROMs contain code which was generated from pitch. as and the
corresponding specification file pitch.sp. The assertion logic is described by
pasrt0.pal and pasrtl.pal. All of these files can be found in the code listings
in Appendix B.
5.2 Datapath
5.2.1 Synchronizer
The synchronizer circuitry is implemented in two PALs, as shown in Figure 5-3.
The 22v10, programmed with sync.pal, synchronizes all asynchronous inputs to
the system clock. The 20v8, which contains pitchup. pal, performs a simple level-
to-pulse conversion on the PITCHUP and PITCHDOWN signals, which means
that the pitch-scaling factor will change by 1 with each press of either button. 1
These .pal files are included in Appendix B.
5.2.2 Analog to Digital Converter
The analog audio input signal is sampled using an AD670 A2D converter. The
converter is wired to accept an input between -1.28 V and 1.28 V, and to output the
1Replacing this PAL with a periodic-pulse converter would allow a smooth increase or decrease
in the pitch-scaling factor as the user holds down either button. Some students during spring
semester 1998 implemented this functionality.
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Figure 5-4: Analog to Digital Converter Schematic
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5.2.3 Storage Unit
The Storage Unit consists of a 6264 SRAM addressed by a CY7C372i CPLD. The
code which implements the Sampling and Shifting Counters in the CPLD is called
pitchmar.vhd and can be found in Appendix B. Figure 5-5 details the wiring of
the Storage Unit.
<I-
the Storage Unit.
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5.2.4 Signal Accumulator and Digital to Analog Converter
The Signal Accumulator and the D2A converter are both shown in Figure 5-6.
The Signal Accumulator is implemented using two 74LS283 adders and a loadable,
clearable, 8-bit register made from a 22v10 PAL.2 The code for the PAL is called
acc.pal and is listed in Appendix B.
The D2A converter is an AD558, wired to output an analog value between
0 V and 2.56 V. Note that because the data in the system is in two's complement
format, the MSB of the output of the accumulator must be inverted before arriving
at the D2A. This is because the AD558 accepts only a positive unsigned binary
number; this inversion is accomplished in the accumulator pal.
2This implementation easily overflows when adding two signals together, and requires that
the range of the input be restricted to only half of the full-scale capability of the A2D. Students
took various approaches to solving this problem. Some solutions involved shifting the input to
the adders to the right by 1 bit; others called for a wider accumulator to deal with the overflow.
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Chapter 6
Conclusion
Helium Breath effectively introduces practical experience with CPLDs and VHDL
into the 6.111 curriculum. Prompted by a trend toward increased use of HDLs
and large programmable devices in industry, this update to the course was much
needed.
As a pitch shifter, Helium Breath is rudimentary yet satisfyingly effective. Es-
chewing more complicated techniques, the approach taken acquaints students with
the fundamentals of digital signal processing without requiring a specialized back-
ground in signal processing theory.
Moreover, Helium Breath satisfies the goals that were set forth for the design of
a new laboratory assignment. By completing the lab, digital design students gain
valuable practical experience with important concepts in the field. The assignment
is designed to be challenging but manageable for the average student in 6.111,
providing good preparation for work on an advanced project in the course. Above
all, the assignment is rewarding and appealing to students with a broad range of
backgrounds and interests.
Though possible improvements have been suggested, Helium Breath is useable
in its current form. Indeed, it was successfully built by 6.111 students during the
spring semester of 1998. The experience of these students and the course staff
with the laboratory assignment was extremely positive, and the staff intends to
continue using it as the course's third assignment for the forseeable future. In this
respect, Helium Breath can be called a complete success.
Appendix A
Listings of Code Provided to
Students
This appendix contains a listing of all of the code provided to students, some of
which is quite skeletal.
Contents
A.1 MCU Test Code
A.1.1 mcutest.as
A.1.2 mcutest.sp .
A.1.3 mcutest.pal
A.1.4 mcutest.vhd
A.2 Pitch-scaling Code
A.2.1 mcu.as . . .
A.2.2 mcu. sp . .
A.2.3 mar.vhd .
A.1 MCU Test Code
This code is provided to test the MCU which each student must construct. It is
all complete, functional code, except for mcutest.vhd. Students must complete
. . . . . . . . . .
...........
...........
...........
...........
. . . . . . . . . .
...........
...........
...........
this file to implement a simple frequency divider.
A.1.1 mcutest.as
/* mcutest.as */
/* assembler code for debugging and testing of 163-based MCU */
/* created 2-26-98 */
/* (inspired by mcu.as for AM29C1OA-based MCU) */
# SPEC_FILE = mcutest.sp; /* This statement is required at the
beginning of the ASSEM_FILE. It tells
where the SPEC_FILE can be found. */
# LIST_FILE = mcutest.lst;
# MASK_COUNT = 8;
# SET_ADDRESS = 0;
# LOAD_ADDRESS = 100;
/* This statement specifies the name for
the assembler listing file. If not
included, no listing will be created */
/* This statement is required to mask out 8
bits of the 16 bit op-code to produce 2 PROM
files. Use with the 'asseml6to8' command. */
/* This statement tells the program at what
address to start assembling. The address
given is a hexadecimal number. */
/* This statement, if used AFTER the
SET_ADDRESS statement, determines the
beginning PROM address for the program
image. The address is in HEX. */
/* To execute this code, you should use the PAL file mcutest.pal.
*Beware!* The code has been placed in memory starting at HEX 100 so
you can use the same EPROMs for the debugging code as well as your
regular code. Wire address bit A8 of your EPROMs to +5 (or connect it
to one of your switches) to execute this code. Check the pal file,
mcutest.pal, and the specification file, mcutest.sp, to determine
wiring from the EPROMs to the PAL.
The OSC input to the multiplexer is reference frequency which tells
the LEDs how fast to blink. Any frequency within the range of about
10 to 20 Hz should work well. You should generate this frequency by
completing the mcutest.vhd file to create a counter which divides your
sampling clock by some appropriate amount. Then toggling the sampling
frequency selector switch will change the blink rate of the lights.
If nothing works, hook up your logic analyzer and follow the addresses
being executed. Use the mcu.lst file to follow the flow of
instructions and to see exactly what should be on the prom outputs and
the sequencer inputs. Check to see that the 163s are getting the
correct opcode at their LD inputs. If the opcode is a JMP, are the
163s getting the correct branch address at their ABCD inputs? Do they
load that address on the next rising edge? */
/* Begin debugging code */
START: ASSERT CLRLEDS; /* Test to see if program counter increments*/
ASSERT; /* If PC does not increment, test to see */
JMP LOC4; /* that EnT and EnP of the 163s are wired high */
FAIL1: RESET; /* If code reaches here, then test your */
/* The following lines of code attempt to check each bit of the branch
address individually. As each bit is checked, we turn on the
corresponding LED. We try to branch to addresses 4, 8, 16, 32, 64,
and 128. Address 67 takes care of bits 0 and 1. The code at PROC1
doesn't get executed until after all these tests pass. */
LOC4: ASSERT LED2;
JMP LOC8;
RESET;
ASSERT;
LOC8: ASSERT LED3;
JMP LOC16;
RESET;
RESET; RESET;
RESET;
LOC16: ASSERT LED4;
JMP LOC32;
RESET;
RESET; RESET;
RESET; RESET;
RESET; RESET;
RESET;
LOC32: ASSERT LED5;
JMP LOC64;
RESET;
RESET; RESET;
RESET; RESET;
RESET;
RESET;
RESET;
RESET;
RESET;
RESET;
RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET;
LOC64: ASSERT LED6;
JMP LOC67;
RESET;
LOC67: ASSERT LEDO LED1;
JMP LOC128;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET; RESET;
RESET; RESET; RESET;
LOC128: ASSERT LED7;
/* The fun stuff begins here. */
/* When we get to this point for the first time after a reset, and all
switches are off, all 8 LEDs should be lighted. If not, we shouldn't
have gotten to this point anyway. But the problem probably lies in
the branch address wires from the EPROMs to the 163s. */
/* We wait here for a switch. */
BEGIN: CJMP S5 PROC2; /* If Switch 5 = 0 then execute PROC 1 */
JMP PROC1; /* Otherwise execute PROC 2 */
/* Proc two causes the LEDs to display a "roving eye". Switch 1
controls the right-moving half of the eye and switch 0 controls the
left-moving half. */
~s~~_X~ I~
PROC2: CJMP Si RIGHT;
JMP TESTLEFT;
/* A right-moving roving eye */
RIGHT: ASSERT CLRLEDS LED7;
WAIT7A: CJMP OSC WAIT7B;
JMP WAIT7A;
WAIT7B: CJMP OSC WAIT7B;
DO6R: ASSERT CLRLEDS LED6;
WAIT6A: CJMP OSC WAIT6B;
JMP WAIT6A;
WAIT6B: CJMP OSC WAIT6B;
DO5R: ASSERT CLRLEDS LED5;
WAIT5A: CJMP OSC WAIT5B;
JMP WAIT5A;
WAIT5B: CJMP OSC WAIT5B;
DO4R: ASSERT CLRLEDS LED4;
WAIT4A: CJMP OSC WAIT4B;
JMP WAIT4A;
WAIT4B: CJMP OSC WAIT4B;
DO3R: ASSERT CLRLEDS LED3;
WAIT3A: CJMP OSC WAIT3B;
JMP WAIT3A;
WAIT3B: CJMP OSC WAIT3B;
DO2R: ASSERT CLRLEDS LED2;
WAIT2A: CJMP OSC WAIT2B;
JMP WAIT2A;
WAIT2B: CJMP OSC WAIT2B;
DO1R: ASSERT CLRLEDS LED1;
WAITiA: CJMP OSC WAITiB;
JMP WAITlA;
WAITiB: CJMP OSC WAITiB;
TESTLEFT: CJMP SO LEFT;
JMP RETURN2;
/* A left-moving roving eye */
LEFT: ASSERT CLRLEDS LEDO;
WAITOC: CJMP OSC WAITOD;
JMP WAITOC;
WAITOD: CJMP OSC WAITOD;
DO1L: ASSERT CLRLEDS LED1;
WAITiC: CJMP OSC WAITiD;
JMP WAITiC;
WAITiD: CJMP OSC WAITID;
DO2L: ASSERT CLRLEDS LED2;
WAIT2C: CJMP OSC WAIT2D;
JMP WAIT2C;
WAIT2D: CJMP OSC WAIT2D;
DO3L: ASSERT CLRLEDS LED3;
WAIT3C: CJMP OSC WAIT3D;
JMP WAIT3C;
WAIT3D: CJMP OSC WAIT3D;
DO4L: ASSERT CLRLEDS LED4;
WAIT4C: CJMP OSC WAIT4D;
JMP WAIT4C;
WAIT4D: CJMP OSC WAIT4D;
D05L: ASSERT CLRLEDS LED5;
WAIT5C: CJMP OSC WAIT5D;
JMP WAIT5C;
WAIT5D: CJMP OSC WAIT5D;
DO6L: ASSERT CLRLEDS LED6;
WAIT6C: CJMP OSC WAIT6D;
JMP WAIT6C;
WAIT6D: CJMP OSC WAIT6D;
RETURN2: ASSERT CLRLEDS;
JMP BEGIN;
/* Proc 1 allows you to turn on and off leds 0 through 4 using the
corresponding switches */
PROC1: CJMP SO LIGHTO; /* This checks LEDs 0 -> 4. Each LED can */
JMP CHECKS1; /* be turned on or off independently */
LIGHTO: ASSERT CLRLEDS LEDO;
CHECKS1:CJMP S1 LIGHT1;
JMP CHECKS2;
LIGHT1: ASSERT CLRLEDS LED1;
CHECKS2:CJMP S2 LIGHT2;
JMP CHECKS3;
LIGHT2: ASSERT CLRLEDS LED2;
CHECKS3:CJMP S3 LIGHT3;
JMP CHECKS4;
LIGHT3: ASSERT CLRLEDS LED3;
CHECKS4:CJMP S4 LIGHT4;
JMP RETURN1;
LIGHT4: ASSERT CLRLEDS LED4;
RETURN1: JMP BEGIN;
A.1.2 mcutest.sp
/* mcutest.sp
/* assembler spec for debugging and testing of 163-based MCU */
/* created 2-26-98
/* (adapted from mcu.sp for AM29C1OA-based MCU) ,/
/****************************************************************/
/* Instruction Word Organization: ,/
/* conditional branches Occcxxxx aaaaaaaa
/* unconditional branches Olllxxxx aaaaaaaa
/* assertion statements lsssssss ssssssss
/* where c = status selection
/* a = alternative address, i.e. jump address */
/* s = assertion signals ,/
op <15:0>; /* Indicates the available bits */
address op <7:0>; /* Indicates bit locations for addresses */
value op <7:0>;
* There is nothing magic about upper case.
* You may change things to lower case as you wish.
* Remember, the assembler maps all characters to lower case anyway!
*/Instruction set for your MCU
* Instruction set for your MCU
*/
op<15>=%bO;
op<15:12>=%b0111;
op<15>=%bl;
/* Conditional JuMP */
/* unconditional JuMP */
/* unconditional ASSERT */
/* These are defined so that you may use them to make your code more
* readable. Their use is not required. */
IF
THEN
TRUE
RESET
nop;
nop;
op<ll>=l; /* This makes sure /CCEN is deasserted */
op<15:0>=%bOlllO00000000000;
/* Assertions */
CLRLEDS
LEDO
LED1
LED2
LED3
LED4
LED5
LED6
LED7
op<1>=1;
op<4>=1;
op<5>=1;
op<6>=1;
op<7>=1;
op<8>=1;
op<9>=1;
op<10>=1;
op<ll>=1;
* Status signals: Switches and frequency divider output OSC
* Make sure that all status signals that change during mcu operation
* are synchronized to the system /CLK
*/l
op<14:12>=0;
op<14:12>=1;
CJMP
JMP
ASSERT
S2 op<14:12>=2 ;
S3 op<14:12>=3;
S4 op<14:12>=4 ;
S5 op<14:12>=5;
OSC op<14:12>=6;
A.1.3 mcutest.pal
20v8 d d d d d d d d
MCU 6.111 DEBUG PAL CREATED 2-26-98
FOR 163-BASED MCU -- LAB 3
MIT DEPARTMENT OF EE/CS
CLK LEDO LED1 LED2 LED3 LED4 LED5 LED6 LED7 CLRLEDS ASSERT GND
/OE Pinl4 L7out L6out L5out L4out L3out L2out Llout LOout Pin23 VCC
; LED7-LEDO and CLRLEDS are assertion inputs from the MCU.
L7out-LOout should be connected to the LEDs.
; ASSERT is the opcode bit from the MCU.
; Each LED holds its preset value until CLRLEDS is asserted.
LOout := LEDO*ASSERT + LOout*/ASSERT + LOout*ASSERT*/CLRLEDS
Llout := LED1*ASSERT + Llout*/ASSERT + Llout*ASSERT*/CLRLEDS
L2out := LED2*ASSERT + L2out*/ASSERT + L2out*ASSERT*/CLRLEDS
L3out := LED3*ASSERT + L3out*/ASSERT + L3out*ASSERT*/CLRLEDS
L4out := LED4*ASSERT + L4out*/ASSERT + L4out*ASSERT*/CLRLEDS
L5out := LEDS*ASSERT + L50out*/ASSERT + L50out*ASSERT*/CLRLEDS
L6out := LED6*ASSERT + L6out*/ASSERT + L6out*ASSERT*/CLRLEDS
L7out := LED7*ASSERT + L7out*/ASSERT + L7out*ASSERT*/CLRLEDS
A.1.4 mcutest.vhd
-- mcutest.vhd
-- VHDL code for debugging and testing of 163-based MCU --
-- and getting your feet wet with a CPLD and the programmer --
-- created 3-7-98
-- We have provided you with the headers and entity --
-- declaration for a counter. You should design this counter --
-- to take as input your sampling frequency signal and produce --
-- a signal in the range 10-20 Hz on the osc output. The --
-- osc signal is a conditon input to your MCU which controls --
-- the blink rate of the LEDs in the MCU checkoff. --
-- This is intended to be a fairly simple exercise in VHDL --
-- and should only require a few lines of code. Talk to a --
-- TA or a friend if you don't see how to do it. --
---------------------------------------------------
library ieee;
use ieee.std_logic_l1164.all;
use work.std_arith.all;
entity mcutest is
port (sampclk : in std_logic;
osc : out std_logic);
--This is the sampling clock
--This is a 10-20 Hz signal
--which you should produce
end mcutest;
architecture archmcutest of mcutest is
-- This is where your code goes.
A.2 Pitch-scaling Code
This is skeletal code which students may use as a starting point in their own
designs.
A.2.1 mcu. as
/* mcu.as
/* created 3-1-98
* This is the start of some MCU code
a have to use this code if you don't
a helpful in any case.
# SPEC_FILE = mcu.sp;
for Helium Breath. You don't
want, and it may or may not be
/* This statement is required at the
beginning of the ASSEM_FILE. It tells
where the SPECFILE can be found. */
# LIST_FILE = mcu.lst;
# MASK_COUNT = 8;
# SET_ADDRESS = 0;
# LOAD_ADDRESS = 000;
/* This statement specifies the name for
the assembler listing file. If not
included, no listing will be created */
/* This statement is required to mask out 8
bits of the 16 bit op-code to produce 2 PROM
files. Use with the 'asseml6to8' command. */
/* This statement tells the program at what
address to start assembling. The address
given is a hexadecimal number. */
/* This statement, if used AFTER the
SET_ADDRESS statement, determines the
beginning PROM address for the program
image. The address is in HEX. */
/* Wait for a *rising* *transition* on sampling clock */
/* Note that it's not enough just to test to see if SAMPCLK is high;
it may just have gone high, or it may still be high from the previous
cycle through the code. Thus, we test to make sure it has gone low
*before* we wait for it to go high. Hint: measure the rate at which
your D2A output changes--it should correspond to the sampling rate
you're trying to use. */
BEGIN: IF SAMPCLK CJMP BEGIN;
CLKWT: IF SAMPCLK CJMP DOCONV;
JMP CLKWT;
/* More code goes here. */
FINISH: JMP BEGIN;
#new_program=100;
/* Perhaps here is the place to put some code to test the A2D and D2A,
independent of the rest of the system. This test code is designed to
work when only some parts of the whole system are built, and will
probably may require some temporary wiring. Don't shy away from doing
it, though...it's worth it! */
TCONV: ASSERT ADWE ADCS;
/* More code goes here. */
A.2.2 mcu. sp
/* mcu.sp
/* incomplete (and possibly unhelpful) specification file
/* for Helium Breath
/* created 3-7-98
/* There's nothing sacred about this architecture.
to change it to suit your own style. */
Feel free
/***************************************************************/
/* Instruction Word Organization: */
/* conditional branches Occcxxxx aaaaaaaa */
/* unconditional branches 0111xxxx aaaaaaaa */
/* assertion statements lsssssss ssssssss */
/* where c = status selection */
/* a = alternative address, i.e. jump address */
/, s = assertion signals */
/*****************************************************************
op <15:0>; /* Indicates the available bits */
address op <7:0>; /* Indicates bit locations for addresses */
value op <7:0>;
* Instruction set for your MCU
op<15>=%bO;
op<15:12>=%b0111;
op<15>=%bl;
Conditional JuMP */
unconditional JuMP */
unconditional ASSERT */
/* These are defined so that you may use them to make your code more
* readable. Their use is not required. */
IF nop;
THEN nop;
CJMP
JMP
ASSERT
TRUE op<14:12>=%b111; /* This forces a true output of the 151 */
RESET op<15:0>=%bO111OOOOOOOOOO00000000000;
* Assertions:
* You probably want to register these in a PAL. Remember that many
* of the assertions in your system are level-sensitive, so a glitch
* will cause unexpected behavior.
*/
ADWE
ADCS
op<0>=l;
op<l>=l;
/* More assertions go here. */
* Status signals:
* Make sure that all status signals that change during mcu operation
* are synchronized to the system /CLK
SAMPCLK op<14:12>=0;
/* More status signals go here. */
A.2.3 mar. vhd
library ieee;
use ieee.std_logic_1164.all;
use work.std_arith.all;
entity mar is
port (
-- Inputs:
clk,
nreset,
pitchup,
pitchdown,
count,
clearsamp,
clearshift,
swap_buff,
shiftcount,
-- System clock
-- Reset signal (active low)
-- Increase pitch multiplier
-- Decrease pitch multiplier
-- Count sampling and shifting counters
-- Clear sampling counter
-- Clear shifting counter
-- Switch sampling and shifting buffers
-- Use shifting counter and not sampling ctr.
shiftbuf -- Select the shifting buffer, not the sampling buf.
: in std_logic;
buf_size -- These are the buffer size selector switches
: in std_logic_vector (3 downto 0);
-- Outputs:
memaddr -- The address we want to give to memory
: buffer stdlogicvector (10 downto 0);
buf -- The buffer we're using (wire to MSB of memory)
: out std_logic;
pitchmult -- The current pitch multiplier (to hex LEDs)
: buffer std_logicvector (7 downto 0);
full -- "RCO"--Tells when memaddr is >= size of buffer
: out stdlogic);
end mar;
Appendix B
Listings of Code Used in the
Sample Solution
This appendix contains listings of code used in the sample solution to the labo-
ratory assignment. This code is not handed out to students, although much of it
stems from the skeletal suggestions in the code listed in Appendix A.
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B.1 MCU Test Code
This VHDL is used in the MCU checkoff.
B.1.1 mcutest.soln.vhd
library ieee;
use ieee.std_logic_1164.all;
use work.std_arith.all;
entity mcutest is
port (sampclk : in std_logic; --This is the sampling clock
osc : out std_logic); --This is a 10-20 Hz signal
--which you should produce
end mcutest;
architecture archmcutest of mcutest is
signal counter : std_logic_vector (8 downto 0);
begin
docount: process (sampclk)
begin
if rising_edge(sampclk) then
counter <= counter + "1";
end if;
end process docount;
osc <= '1' when counter = "111111111" else '0';
end archmcutest;
B.2 Pitch-scaling Code-Control
The following four files contain the code for the Helium Breath MCU.
B.2.1 pitch.as
/* pitch.as */
/* MCU code for Pitch Shifter */
/* created 3-1-98
r~-~us~- L1^ -.- -I.----^U-
# SPEC_FILE = pitch.sp; /* This statement is required at the
beginning of the ASSEM_FILE. It tells
where the SPEC_FILE can be found. */
# LIST_FILE = pitch.lst;
# MASK_COUNT = 8;
# SET_ADDRESS = 0;
# LOAD_ADDRESS = 000;
/* This statement specifies the name for
the assembler listing file. If not
included, no listing will be created */
/* This statement is required to mask out 8
bits of the 16 bit op-code to produce 2 PROM
files. Use with the 'asseml6to8' command. */
/* This statement tells the program at what
address to start assembling. The address
given is a hexadecimal number. */
/* This statement, if used AFTER the
SET_ADDRESS statement, determines the
beginning PROM address for the program
image. The address is in HEX. */
/* Start by clearing all counters. Asserting swapbuf here als
later on in the loop. */
CLRCTR: ASSERT SAMPCLR SHIFTCLR SWAPBUF;
/* Wait for a *rising* *transition* on sampling clock */
/* This is a hack (but an important one)! */
BEGIN: IF SAMPCLK CJMP BEGIN;
CLKWT: IF SAMPCLK CJMP DOCONV;
JMP CLKWT;
/* Start the conversion */
DOCONV: ASSERT ADWE ADCS;
/* Wait for status to go high and then low */
/* A similar hack to the one above */
STWT: IF STATUS CJMP STWT2;
JMP STWT;
STWT2: IF STATUS CJMP STWT2;
/* Conversion is done, store into SRAM and clear accumulator*/
ASSERT ADCS SRAMWE CLRACC;
/* Test to see if we want to output shifted waveform */
IF SHIFT CJMP DOSHFT;
JMP NOSHFT;
/* Now output the right sample from the shifting buffer */
DOSHFT: ASSERT SHCOUNT SHBUF SRAMOE LDACC;
o helps
/* Do we want to also add in the original? */
NOSHFT: IF PASSORIG CJMP DOPASS;
JMP NOPASS;
/* Now add in the unscaled sample */
/* NOTE!: Doing this properly requires using the *sampling* counter
and the *shifting* buffer. Using the sampling buffer would cause
an ugly time shift. Using the shifting buffer keeps the signals
"in phase". */
DOPASS: ASSERT SRAMOE SHBUF LDACC;
/* Output the new sample */
NOPASS: ASSERT DACS;
/* Increment both counters */
ASSERT COUNT;
/* Test to see if the sampling buffer is full and we need to change
buffers. If so, go back to the part where we clear both counters
and swap buffers */
TSTFUL: IF FULL CJMP CLRCTR;
/* Test to see if the shifting buffer is full and we need to change
buffers. This is necessary for scaling pitch up -> multiple resets
of the shifting counter for every cycle of the sampling counter.
This relies on the assertions being registered in the assert PALs. */
ASSERT SHBUF; /* Cause FULL to be f(shifting counter). */
IF FULL CJMP WRAP;
JMP FINISH;
WRAP: ASSERT SHIFTCLR;
/* Repeat! */
FINISH: JMP BEGIN;
#new_program=100;
/* This code tests the A2D and D2A. To execute, wire the outputs of
the A2D directly to the inputs of the D2A. */
BEGIN2: IF SAMPCLK CJMP BEGIN2;
CLKWT2: IF SAMPCLK CJMP TCONV;
JMP CLKWT2;
TCONV: ASSERT ADWE ADCS;
TWT: IF STATUS CJMP TWT2;
JMP TWT;
TWT2: IF STATUS CJMP TWT2;
ASSERT ADCS DACS;
JMP BEGIN2;
.- Y.. - .Llrar rar. - a-i'- I"~-li-~eruil ~ p"--IYL..
B.2.2 pitch. sp
/* pitch.sp
/* assembler spec for debugging and testing of 163-based MCU */
/* created 3-7-98
/* (adapted from mcu.sp for AM29C10OA-based MCU)
/****************************************************************/
/* Instruction Word Organization:
/* conditional branches Occcxxxx aaaaaaaa
/* unconditional branches 0111xxxx aaaaaaaa
/* assertion statements lsssssss ssssssss
/, where c = status selection
a = alternative address, i.e. jump address
s = assertion signals
/****************************************************************/
op <15:0>; /* Indicates the available bits */
address op <7:0>; /* Indicates bit locations for addresses */
value op <7:0>;
* There is nothing magic about upper case.
* You may change things to lower case as you wish.
* Remember, the assembler maps all characters to lower case anyway!
* Instruction set for your MCU
*/
op<15>=%bO;
op<15:12>=%b0111O;
op<15>=%bl;
/* Conditional JuMP */
/* unconditional JuMP */
/* unconditional ASSERT */
/* These are defined so that you may use them to make your code more
* readable. Their use is not required. */
nop;
nop;
op<ll>=l; /* This makes sure /CCEN is deasserted */
CJMP
JMP
ASSERT
IF
THEN
TRUE
RESET op<15:0>=%b0111000000000000;
/* Assertions */
ADWE op<O>=l;
ADCS op<l>=1;
DACS op<2>=1;
SRAMWE op<3>=1;
SRAMOE op<4>=1;
SHCOUNT op< 5>=1;
SHBUF op<6>=1;
CLRACC op<7>=1;
LDACC op<8>=1;
COUNT op<9>=1;
SWAPBUF op<lO>=l;
SAMPCLR op<ll>=l;
SHIFTCLR op<12>=l;
* Status signals:
* Make sure that all status signals that change during mcu operation
* are synchronized to the system /CLK
SAMPCLK op< 14 :12>=0;
STATUS op<14:12>=1;
FULL op<14:12>=2;
SHIFT op< 14 :12>=3;
PASSORIG op<14 :12>=4;
B.2.3 pasrtO.pal
20v8 d d d /d /d /d /d /d
MCU 6.111 ASSERT PAL 0
FOR PITCH SHIFTER--LAB 3--CREATED 3-7-98
MIT DEPARTMENT OF EE/CS
CLK ASSERT ADWEin ADCSin DACSin SRAMWEin
SRAMOEin SHCOUNTin SHBUFin CLRACCin Pin11 GND
/OE Pinl4 CLRACC SHBUF SHCOUNT /SRAMOE
/SRAMWE /DACS /ADCS /ADWE Pin23 VCC
ADWE := ADWEin * ASSERT
ADCS := ADCSin * ASSERT
DACS := DACSin * ASSERT
SRAMWE := SRAMWEin * ASSERT
SRAMOE := SRAMOEin * ASSERT
SHCOUNT := SHCOUNTin * ASSERT
SHBUF := SHBUFin * ASSERT
CLRACC := CLRACCin * ASSERT
B.2.4 pasrtl.pal
20v8 d d d d d d d d
MCU 6.111 ASSERT PAL 1
FOR PITCH SHIFTER--LAB 3--CREATED 3-7-98
MIT DEPARTMENT OF EE/CS
CLK ASSERT LDACCin COUNTin SWAPBUFin SAMPCLRin
SHIFTCLRin Pin8 Pin9 Pin1O Pin11 GND
/OE Pinl4 Pin15 Pinl6 Pin17 SHIFTCLR
SAMPCLR SWAPBUF COUNT LDACC Pin23 VCC
LDACC := LDACCin * ASSERT
COUNT := COUNTin * ASSERT
SWAPBUF := SWAPBUFin * ASSERT
SAMPCLR := SAMPCLRin * ASSERT
SHIFTCLR := SHIFTCLRin * ASSERT
B.3 Pitch-scaling Code-Datapath
The Helium Breath datapath uses this code in various programmable devices.
B.3.1 sync.pal
22v10 d d d d d d d d d /d
HELIUM BREATH 6.111 SYNCHRONIZER PAL
FOR PITCH SHIFTER--LAB 3--CREATED 3-7-98
MARC TANNER--MIT DEPARTMENT OF EE/CS
CLK RESETin STATUSin SHIFTin PASSORIGin SOin
Slin S2in S3in PUpin PDownin GND
Pinl3 PDown PUp S3 S2 Sl
SO PASSORIG SHIFT STATUS /RESET VCC
RESET := RESETin
STATUS := STATUSin
SHIFT := SHIFTin
PASSORIG := PASSORIGin
SO := SOin
S1 := Slin
S2 := S2in
S3 := S3in
PUp := PUpin
PDown := PDownin
B.3.2 pitchup.pal
20v8 d d d d d d d d
HELIUM BREATH 6.111 LEVEL-TO-PULSE PAL
FOR PITCH SHIFTER--LAB 3--CREATED 3-7-98
MARC TANNER--MIT DEPARTMENT OF EE/CS
CLK Pin2 PitchUpin Pin4 PitchDownin Pin6
Pin7 Pin8 Pin9 PinlO Pin11 GND
/OE Pinl4 Pinl5 Pinl6 Pin17 Pinl8
PitchDowntmp PitchDown PitchUptmp PitchUp Pin23 VCC
PitchUptmp := PitchUpin
PitchUp := /PitchUptmp * PitchUpin
PitchDowntmp := PitchDownin
PitchDown := /PitchDowntmp * PitchDownin
B.3.3 pitchmar.vhd
library ieee;
use ieee.std_logic_1164.all;
use work.std_arith.all;
entity pitchmar is
port (
-- Inputs:
clk, -- System clock
nreset, -- Reset signal (active low)
pitchup, -- Increase pitch multiplier
pitchdown, -- Decrease pitch multiplier
count, -- Count sampling and shifting counters
clearsamp, -- Clear sampling counter
clearshift, -- Clear shifting counter
swap_buff, -- Switch sampling and shifting buffers
shiftcount, -- Use shifting counter and not sampling ctr.
shiftbuf -- Select the shifting buffer, not the sampling buf.
: in std_logic;
buf_size -- These are the buffer size selector switches
: in std_logic_vector (3 downto 0);
-- Outputs:
memaddr -- The address we want to give to memory
: buffer std_logic_vector (10 downto 0);
buf -- The buffer we're using (wire to MSB of memory)
: out std_logic;
pitchmult -- The current pitch multiplier (to hex LEDs)
: buffer std_logicvector (7 downto 0);
full -- "RCO"--Tells when memaddr is >= size of buffer
: out std_logic);
end pitchmar;
architecture archpitchmar of pitchmar is
-- These are the internal registers themselves
-- The sampling counter:
signal sampctr : std_logic_vector (10 downto 0);
-- The shifting counter:
signal shiftctr : std_logic_vector (16 downto 0);
-- The number of the current sampling buffer:
signal bufsel : std_logic;
begin
docount: process (clk)
begin
if risingedge(clk) then
-- If we're resetting, then clear all the counters
-- and reset the pitch multiplier to multiply by 1.0.
if nreset = 'O0' then
sampctr <= (others => '0');
shiftctr <= (others => '0');
bufsel <= '0';
pitchmult <= x"40";
else
-- Count up
if count = '1' then
sampctr <= sampctr + 1;
shiftctr <= shiftctr + pitchmult;
end if;
-- Clear sampling counter
if clearsamp = '1' then
sampctr <= (others => '0');
end if;
-- Clear shifting counter
if clearshift = '1' then
shiftctr <= (others => '0');
end if;
-- Switch roles of the buffers
if swapbuff = '1' then
bufsel <= not(bufsel);
end if;
-- Increment pitch multiplier
if pitchup = '1' then
pitchmult <= pitchmult + 1;
-- Decrement pitch multiplier
elsif pitchdown = '1' then
pitchmult <= pitchmult - 1;
end if;
end if;
end if;
end process docount;
-- Choose whether we want to output sampling counter
-- or shifting counter based on shiftcount
memaddr <= sampctr when shiftcount = 'O' else
shiftctr(16 downto 6);
-- Choose whether to output number of sampling buffer
-- or shifting buffer based on shiftbuf
buf <= bufsel when shiftbuf = 'O' else
not (bufsel);
-- This is one random implementation of full, giving 8 different
-- buffer sizes.
full <= '1' when
((memaddr = "11111111111") and (bufsize="1111")) or
((memaddr > "01111111111") and (bufsize="1110")) or
((memaddr > "00111111111") and (bufsize="1101")) or
((memaddr > "00011111111") and (buf_size="1100")) or
((memaddr > "00001111111") and (buf_size="1011")) or
((memaddr > "00000111111") and (buf_size="1010")) or
((memaddr > "00000011111") and (buf_size="1001")) or
((memaddr > "00000001111") and (bufsize="1000"))
else '0';
end archpitchmar;
B.3.4 acc.pal
22v10 /c d d d d d d d d d
HELIUM BREATH 6.111 ACCUMULATOR REGISTER
FOR PITCH SHIFTER--LAB 3--CREATED 3-7-98
MARC TANNER--MIT DEPARTMENT OF EE/CS
CLK ClrAcc BitO Bitl Bit2 Bit3 Bit4 Bit5 Bit6 Bit7 LdAcc GND
/OE /B7bar B7 B6 B5 B4 B3 B2 B1 BO Pin23 VCC
; This is as eight-bit accumulator. The behavior is as follows.
; After the next rising clock edge,
; If ClrAcc is asserted, all B are 0.
; If LdAcc is asserted, all B are Bit.
; Otherwise, all B are B-prev.
BO := BO*/LdAcc*/ClrAcc + BitO*LdAcc*/ClrAcc
B1 := Bl*/LdAcc*/ClrAcc + Bitl*LdAcc*/ClrAcc
B2 := B2*/LdAcc*/ClrAcc + Bit2*LdAcc*/ClrAcc
B3 := B3*/LdAcc*/ClrAcc + Bit3*LdAcc*/ClrAcc
B4 := B4*/LdAcc*/ClrAcc + Bit4*LdAcc*/ClrAcc
B5 := B5*/LdAcc*/ClrAcc + Bit5*LdAcc*/ClrAcc
B6 := B6*/LdAcc*/ClrAcc + Bit6*LdAcc*/ClrAcc
B7 := B7*/LdAcc*/ClrAcc + Bit7*LdAcc*/ClrAcc
B7bar = B7
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